Introduction
AlGaN/GaN high electron mobility transistors (HEMT) are excellent candidates for integrated circuits used in elevated temperature and radiation environments owing to the wide bandgap OE1 4 . They can work in high temperature environments, such as automotive, aviation, chemical reactor, and oil exploration systems, and hard radiation environments, such as space applications. Also, AlGaN/GaN 2DEG has a high electron mobility and it provides a semi-insulating substrate that produces a high switching current and lower parasitic capacitance, thus a higher operating speed is achievable in digital applications. Due to the lack of p-channel AlGaN/GaN HEMTs, a circuit configuration similar to that based on CMOS cannot be implemented yet. Using n-channel HEMTs, direct-coupled field-effect transistor (FET) logic (DCFL), as shown in Fig. 1 , which features integrated enhancement/depletion-mode (E/Dmode) HEMTs, offers the simplest circuit configuration OE5 . Recently, digital ICs based on integrated enhancement/depletion (E/D)-mode HEMTs have been demonstrated using a recess gate OE3 and fluoride-plasma-treatment techniques OE6 . In this paper, D flip-flop is demonstrated in a GaN system for the first time, and dual-gate enhancement-mode HEMTs are proposed to implement a NAND gate. The dual-gate AlGaN/GaN E-HEMT was integrated with conventional AlGaN/GaN D-HEMT to demonstrate a NAND gate. The fluorine plasma treatment enhancement-mode HEMTs had comparable characteristics to depletion-mode HEMTs. The detailed characteristics of the DCFL circuits, such as inverter and NAND gates fabricated by fluoride-based plasma treatment, were presented.
Device structure and fabrication

Circuit design
As shown in Fig. 1(a) , the D-mode AlGaN/GaN HEMT with the gate connected to the source is used as a load device, and the E-mode AlGaN/GaN HEMT works as a drive device. The relative size of the two devices determines the output voltages, thus the inverter is ratioed. The ratio is
In order to obtain satisfactory low output V OL , an E-mode HEMT was designed with a gate width of 50 m and a gate length of 0.8 m, and a D-mode HEMT was designed with a gate width of 5 m and a gate length of 1 m, yielding a ratio of k D 12.5.
The NAND gate consists of one D-mode HEMT and two E-mode HEMTs, as shown in Fig. 1(b) . We use one dual-gate device to implement the two E-mode HEMTs, which reduces the area. The dual-gate enhancement-mode HEMT structure is shown in Fig. 2 . In order to produce the same V OL as the inverter, the dual-gate E-mode HEMTs were designed with each gate width of 100 m and the gate length of 0.8 m, and the Dmode HEMT was designed to be the same size as the inverter.
The D flip-flop is widely used in digital circuits and systems for the storage of data. 
Circuit fabrication
The AlGaN/GaN HEMT layer was grown by metal organic chemical vapour deposition (MOCVD) on a sapphire substrate. The heterostructure consists of a nucleation layer, a 1-m-thick GaN buffer layer, a 1.5-nm-thick AlN insert layer and an undoped 16-nm-thick AlGaN barrier layer. The AlN mole fraction of the AlGaN was 30%.
The monolithic integration process flow is shown in Fig. 2 . After the formation of E/D-mode devices' mesas and source/drain ohmic contacts (Ti/Al/Ni/Au annealed at 870 ı C for 30 s) [ Fig. 2(a) ], the 1st Si 3 N 4 layer ( 60 nm) was deposited on the sample by plasma enhanced chemical vapor deposition (PECVD). Then the E-mode gate windows with a 0.8 m gate length were opened by photolithography, followed by CF 4 plasma treatment in a reactive ion etching (RIE) system, as shown in Fig. 2 ) is deposited by PECVD, and after the Si 3 N 4 layer is removed from the source and drain ohmic contact regions, the 2nd interconnects are formed (Fig. 2(e) ). OE7 . The depletion effect of the gate on the 2DEG is improved for a thinner AlGaN barrier. Second, the fluorine ions have a strong electronegativity and are negatively charged, effectively depleting the 2DEG in the channel. As a result, the threshold voltage can be shifted to positive values. The higher peak transconductance of the E-mode HEMT than that of the E-mode HEMT is due to the small gate length of the E-mode device. The threshold voltage of -0.8 V for the D-mode device is higher than the results reported previously, because the AlGaN barrier layer of 16 nm is thinner than that of the conventional heterostructure. The maximum current densities are 732 mA/mm and 512 mA/mm for the D-mode and E-mode devices, respectively.
Device and circuit characterization
Characteristics of discrete E/D-mode HEMTs
Inverter
Figure 4(a) shows a fabricated inverter. Figure 5 shows the measured static voltage transfer curve of an inverter at a supply voltage of 2 V. High and low output logic levels (V OH and V OL / are 1.8 V and 0.1 V, respectively. The output logic swing defined as V OH -V OL is 1.7 V. The static noise margins are 0.49 V and 0.83 V for the logic-low noise margin (NM L / and the logic-high noise margin (NM H /, respectively. Figure 6 shows the transient voltage transfer curve of the inverter at the supply voltage of 2 V. The results show that the inverter works properly. Figure 4 (b) shows a fabricated NAND gate. As shown in Fig. 1(b) , the NAND gate consists of a D-mode HEMT and an E-mode HEMT with two E-mode gates. Figure 7 shows the measured transient voltage transfer curve of a NAND gate at a supply voltage of 2 V. The output voltage turns low level only when the two input signals are both at high level, which is correct according to the regulation. The high and low output logic levels (V OH and V OL / are 1.9 V and 0.16 V, respectively. 
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